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I.Q	 IMOAUCTTON
This document is the final report on the serial to parallel
converter contract. The object of this report is to summarize the
results of the entire contract effort and to present recommendations
and conclusions based on the experience and results obtained. The
object of the project was to perform the engineering design, develop-
ment, breadboard fabrication, test and delivery .of a breadboard
field sequential color video to parallel color video converter.
The background of the project is of interest and is excerpted
from the project request for proposal.."
"At this time, the optimum color TV camera to use :inboard a
manned space vehicle in terms of operational stability and ease of
operation, Freight, power, volume. , etc., is the field-sequential color.
system. The present type ` of field-sequential color TV system (FSCTV)
utilizes standard scanning rates (60 fields/second. This rate has been
chosen in order to be as compatible as possible with the United States
commercial networks. it also allows extensive use of commercially
available television equipment for video processing and display. This
low color update rate, however, results in a TV display that flickers
when viewed on a monitor. This flickering pictur.e.is undesirable because
of the eye strain and psychological fatigue it causes the observer. To
eliminate thio flicker, the field-sequential color signal must be
converted to a parallel format. That is, each individual primary' color
must be segregated from the field-sequential signal and its update rate
increased enough . to eliminate the flicker, The Apollo/Skylab color TV
systems eliminates the flicker on the ground by using a'conversi:on system
which utilizes. a heavy and bulky disk recorder. This ground system is
impractical to package for flight and, therefore, the development of a
flight type color converter is required for.a closed-circuit TV system
to be used in a spacecraft. The Figure A block diagram describes an
overall functional. approach. The contractor is encouraged to minimize
the amount of field Storage over that shown. Because the device may
The Western Development Laboratories of Aeronutronic-Ford achieved
the objectives of the project and delivered a complete converter bread-
y	
board that met or exceeded all of the specifications.
Figure 1=l is a simplified block diagram of the STP converter.
Field sequential color is generated by a monochrome video camera with
a spinning 3 color wheel that filters the input scene-luminance-with a.
different color each TV field. 	 The camera also generates a composite
sync signal and a signal identifying the phase of the color wheel
(green field).	 The camera signal enters the STP Color Converter where
they are converted into a NTSC compatible color signal such as would be
generated by a conventional 3 tube NTSC color camera. 	 The NTSC video
signal from the converter is used by a cotaventional. NTSC color monitor
to display a flicker free color image of the input scanner.
4
Figure. 1--2 is a block diagram of the STP converter that was developed
-. and delivered during the project.	 The A/D converter is a 3-bit delta
modulator which will be discussed in detail during this report.	 The
compatible D/A converters are 3-bit delta demodulators, 	 The video
storage delays were implemented using PMOS shift registers as will-
also be discussed in this report.	 The timing on sync circuitry generates
NTSC compatible synchronization which is combined with the output para-
llel video signals and provide timing and control signals to permit the
data selector to gate the signals from the A/D converter or one of the	 J
two field memories into the proper D/A converter. 	 The outputs of the
. 3 D/A converters consist of parallel. NTSC video with composite sync
and blanking inserted.
This report consists of a specification summary followed by a..
A
discussion of a number of system tradeoffs that led to selection of
the delivexed . system configuration. 	 After the system tradeoff, a
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t2.0
	 SPECMCATION SUMMARY
Table 2-1 is a summary of the key specification of the
STP Converter- Several of the key specifications such as
	
- -	 field to field gain stability, channel to channel gain and
response represent areas of major performance difficulty
in conventional analog designs (particularly those utilizing
moving part memories). The selected digital approach with
a nonmoving solid state memory inherently eliminates these
problems due to its basic system architecture. The use of
digital memories and precision stable D/A Converters reduces
the field to field and channel to channel gain stabilities
to less than * 1/2 of a least significant bit of the D/A
	
..	 Converters which results in virtual elimination of flicker
and. color.fi.deli.ty problems associated with conventional
analog designs. Moving part memories (discs and drums) have
inherent line to line pixel alignment and filter problems
which cause a response reduction caused by channel to channel
registration. The use of a solid state digital memories
and crystal oscillator controlled timing raduees this source
of error to the limit of the short term stability of the crystal
miming clock. This error which can be a significant problem
in rotating part memories for the STP Converter becomes many
orders of magnitude less than an acceptable limit.
'E
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2.0
t.
SPgCIF NATION_SUMMARY- _ (continued.)_
Table 2-1 list the. principal specification.	 Several addi-
tional specifications are of interest and are required to
permit functional interface of the STP Converter with its
associated equipments. 	 The following paragraphs contain the
detailed specifications imposed on the converter.
2.1 Desigg Specifications
2.1.1
.	 i
Conversion Desa.2j^  Requirements
In performing the conversion process, the converter first
separates the individual primary colors (see Figures A and B)
from the field-sequential color signal. 	 The color field in
each separated signal is then delayed (or stored) for one field
period and then reinserted into the individual video signal.
The same field is then delayed (or stored) for a second field 	 #	 '
period and then again inserted into the individual video signal.
The three parallel video output signals thus centain video data
i
in every output field. 	 With proper matchine.;f.the output fields,
flicker is eli.miriated and output distortion is kept minimum.
If a solid state analog (using a mosiac tn. a device) technique
is utilized for storage of the video fields, the AID and D/A
converters shown on the diagram (Figure A) may not be required.
2„1.2 Video Storage Device
The STP color converter shall use a solid state storage device
or devices including digital type components or solid state image
sensors which can retain an image for the stated purpose. 	 The
converter shall not use any type of electron tube or mechanical. 	 .^
delay line (such as glass or quartz) for storage of the video
signal.
2.1.3 power Supply
The STP converter shall be capable of operating fr.)m a 110 V
Power supply.
GREEN
D/A	 COMP
VIDEO
BLUE
B/A	 C011P
VIDEO

2. .4
	
Video Input. Signal
The composite video input signal (field-sequential color
video) to the STP converter shall conform to NTSC color tele-
. vision standards as currently utilized by the commercial net-
works in the United States with respect to vertical and hori-
zontal scanning rates, synchroftizing pulses, interlace ratio,
lines per frame, fields per second, and aspect ratio; .
The voltage of the composite video signal shall.be nominally.
1.0 volt (0.714 volts from blanking to reference white and
0.286 volts from blanking to sync pulse amplitude) 'when termin-
ated in 75 ohms.
	2.1.5	 Video Input Impedance
The video input impedance shall have a value of 75 ohms
(+5%)
	
2.1.6	 Video Output Signal	 t
The red, green, and blue composite video output signals from.
the 5TP converter shall, conform to NTSC color television standards
a
as currently utilized by the commercial networks in the United
s
States with respect to vertical and horizontal scanning rates.,
synchronization pulses, interlace ratio, lanes per frame, fields 	 a
per second, and aspect ratio.
i
The voltage of the composite video signals shall be nominally
1.0 volt (0..714 volts from blanking to . reference white..and 0.2:86
volts from blanking to sync pulse amplitude) when terminated in
75 ohms.
	
2.1.7	 Field-To-Field Gain ,Stability_
For the total.range,of required resolution, the amplitude of
	
	 ii
each element of each output field as measured at . the analog output
of the converter shall be matched to within 5% of the respective
element . of the input field as.. Measured at. the. analog inpu t. (field-.
sequential_ signal) of the converter. The objects of this require-
ment is to insure that no discernable flicker occurs in the video..
_	 output,
2.1.8	 Luminance_ Resolution (Gray Shades)
Each channel of the converter shall be capable of resolving
a minimum of 10 .luminance levels (gray shades) equally spaced
from the black level to the peak white level.
	
2.1.9	 Channel-To-Channel Gain
For the total range of luminance resolution (gray shades)
and using a monochrome gray shade input signal.,, each channel
shall be adjustable so that output levels are '4thin 3.5 my
(0.5 M units) of each other. Once adjusted (and without
changing the input signal) the converter shall maintain this
output level tolerance fora minimum period of 10 hours with-
out readjustment (see Figure C).
	
2.1.10	 Channel-To-Channel Registration
The object of this requirement. is to insure that the un"
certainty' of matching elements (fields) from channel.-to-channel
will not cause a degradation of the resolution of an input signal
having a low SIX. The time variation (including je.tter) of an.
element in each output signal field (a field from each channel)
shall be such that 440 TV lines can be resolved with a response
not less than 50% of the response of 200 TV Lines. Conformance
with this requirement shall be demonstrated using a monochrome
input. Resolution shall be determined from a monitor display
and response shall be measured from a waveform monitor presenta-
tion (see Figure D).
2.1.11	 Resolution	 j
The converter shall be capable of converting a.video.signal
having a vertical resolution of 330 TV lines/raster height and is
a horizontal resolution. of 440:TV lines/raster width., The:.con-
,r sh-Ynr &ke11 —e%4- niTSeo nn-m Ancr"mrlon-!" •i nrf n •F Yhi z racnl iit-i nri	 ..q ,I,

^^_
	2.1.12	 Signal-To-Noise Ratio
Assuming an input signal. of +60 db, the final analog output
signal. shall have an S/K not less than +45 db toith the SIN de-
fined as follows;
SIN = 20 log
	
peak video_ signal. (0.714 volts)
l0	 rms noise voltage
where rms noise voltage may be defined as peak-to-peak noise
voltage divided by six.
In no case shall any coherent noise be evident in the video
output signal.
	
-
	
2.1.13	 Test Signal Requirements For Government Acceptance
The converter (or portion thereof) shall be -tested to determine
conformance with design specifications and requirements by using
standard test signals supplied by commercially available televi-
sion test equipment,
	
2,1.14	 Minimization Of Color Storage
The resolution specified shall . apply to the composite colon
luminance picture and shall not necessarily imply that each color
video signal must meet the stated resolution. Hence, the con-
e	 tractor is.encouraged to investigate techniques of minimizing.
the storage requirements for the individual primary colors based
upon the capability of the human eye to discriminate each color.
Additional storage reduction may be achieved by utilizing one of
the digital redundancy removal techniques such as predictors,
interpolators, statistical encoders, delta modulators, etc. in
conjunction with the above minimization of color storage.
3.0
	 SYSTEM TRADEOFF
A number of system tradeoffs were made during the STP
Converter Program. The purpose of these tradeoffs was to
'
	
	 select system techniques and architecture that allowed a-
chievement of the specified performance with a minimal cost
in hardware complexity, weight., power and failure rate con-
sisteut with spare hardware design. The system tradeoffs
considered; analog to digital conversion techniques, two
field vs. a four field memory, implementation techniques
	
t
for the selected analog., to digital conversion techniques,
and a tradeoffs of memory technologies. Table 3.1 is a
listing of the A/D Conversion Techniques considered for use
in the STP Converter Program. Six Bit PGM was used or the
i
benchmark to compare the various alternatives.
 against.. The	 :.
parameters of concern are; the compression ratio over 6.Bit
	 ^+
PCM (a 2:1 compression ratio requires 3 bits per pixel com-
pared to the 6 bits per pixel required for 6 Bit PCM), the
distortion, hardware complexity (implied reliability), in-
ternal speed required (related to technical difficulty or
	
u
complexity) and the required power. In addition, the require-
ment for an elastic buffer is also listed since the differential y
PCM techniques which offering .a data compression advantage,
require the considereable additional system complexity addi-
tion of a large size elastic buffer. The system hardware cost
s
of this elastic 'buffer (which is not considered part of the
A/D Converter) is so substantial for a device -the. size of the
ST'P Converter, that A/D Conversion techniques requiring such
a buffer are eliminated from further consideration.
3.0	 SYSTLM TRADEQPi'. (continued)
Multi-Bit Delta Modulation offers a 2 to ?,to 1 data com-
y	 pression over PPM and if properly designed can have very low
distortion and can meet the STP Converter specification. Its
hardware complexity may be greater than PCM but for an applica-
tion like the STP Converter, the resultant data .compression i
and the consequent reduction in memory make Multi.-Bit Delta
Modulation a most attractive alternative. The required power
is about double that the PCM but again a comparable saving is	 f
made in memory power. Differential PCM offers comparable data
compression (actually a little less..due to extra coding over-
head) to Multi-Bit Delta Modulation and offers the advantage i
of no distortion compared to PCM. Unfortunately elastic buffers
are required which adds a system penalty far in excess of the
somewhat improved distortion.
pk
Two.l]imensionaI Multi-Bit Delta Modulation offers a 3 4;1
compression over six 6-Bit PCM and has acceptably .low distor-
tion. The increased 'hardware complexity and power consumption,
however; are excessive in overall system cost when compared to
the reduction in memory required. In addition, the higher in-
ternal speed required results in the hardware operating sear
its technology limit or an even greater increase in complexity
for parallel processing.
Transform coding compression (such as Barry Slant, and Cosine
Transforms) is listed for compl.e-tness since these techniques are
currently receiving a great deal of attention and offer very
attractive data compression ratios with low distortion, The
amount of hardware required fora -real, time, 2 dimensional trans-
form data compression is many many times more costly then any.
saving in memory gained by the improved data compression ratio.
A weighing of the alternatives discussed above resulted :in
Multi-Bit (one dimensional) Delta Modulation being selected as
the AID Conversion. Technique. The .selacted.conversion technique
is 3 Bit Delta Modulation with an infinite time constant single
...integrator. The details of the implementation will be discussed:
in section 4.0.
it
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:All) CONIAW1 9 TECMQUES TRADE, OFFS 
W OEP 'ESSION
► r) RATIO. OVA DISTORTION HARDWARE INTMMT. POWER ELASTICp TECHNIQUE 6 1 BIT PCN OVER PCH COMPLEXITY SPEED CONSUbTTION B=ER(Affects Mewor OVER PCM REQUIRED REQUIRED (W)
'REQUIRED
JaLi b Required).
6 Bit FCM 1;1 Norte l 1. 8-10 No
Bit Delta 1.2: 1 Moderate 0.6 2 5 NoModulation
l
Multi Bi t 2-3:1 haw 1-3 2 15-25 No
Delta Modulation
l
` Differential PCM 2-3 :1 None 2-3 3-4 25 Yes
2 Dimensional 3-3,:5:1 None 3-4 6 -8 50 -60' Yest
...Differential PCM '
i
2 Dimensional.
Multi -Bit 3 -4: 1 Low 3-4 6-8 40-50 No
. Delta Modulator
Transform
Coding=Compression 8-10.: 1 Low 30-50 100-200 300-500 No
j{
Multi Delta. Modulation, .(3-Bi.t) Selected For STS Convz.,r ex
.
;I ^
TABLE 3-1.
3.0	 SYSTEM TRADEOFF (continued)
Table 3.2 presents a summary of the tradeoffs of a 2 field
delay vs, a 4 field delay for the quantity of memory. The 4
field delay is twice as complex and costless, 1/2 as reliable
and consumes twice as much power. In addition, the color trail-
ing of moving objects is twice as large as that for a 2 field
system. The system performance advantage for a 4 field system
is that if no vertical matrix is present, the vertical modulation
transfer function (MTF) at 490 . TV line is 1.0 as compared to a
.a
parallel color system while the 2 field delay , system reduces
the vertical MTF to 0.33 at 490 TV lines. This reduction is
caused by the interlace scan system with odd and even fields....
in a 2 field memory system, the composite parallel output always
has 2 field currently aligned and one field misregistered ver-
tically by the pitch of one scare. line. This misregistration i
does not occur in a 4 field memory system and the loss of verti-
cal. MTF does not occur. The loss . of vertical MTF at .490 TV.lines
.d
however, does not present a STP converter from Meeting its spec
'	 Jification of having a vertical resolution of 330 TV lines. The
basic scanning process with.the resultant. Kell factor limits.the
vertical resolution to about 330 TV lines long before the effect
of 1/3 fie.ld.misregistration would limit the resolution. The 	 t	 i
considerations discussed above resulted in the selection of a
2 field delay memory due to its major hardware and reliability
advantage together.vi.th the fact that its use does not prevent
the resolution specification from being met. Tests on the final
equipment have verified that this was a valid choice.
Table 3.3 lists the hardware implementation tradeoff on the
design of the
-
Delta Modulator/Demodulator. The all analog
approach is the most attractive in terms of complexity and power .
consumption. This approach has been used successfully on many
programs which do not have: the stringent stability and .noise spec-
'
	
	
ifications required for the STP Converter. It is doubtful that
on all analog 3 Bit Delta Modulator could be built meeting the
STP specification with the los.ig term stability required for a
space mission.

3.0	 SYST04 TRADEOFF —(continued)
The all digital approach offers outstanding stability and
requires no alignment. Unfortunately, components which would
have permitted fabrication of an all digital approach with
adequate timing margin were not available when the design
decision was made in early 1974.
A Hybrid Analog/Digital Delta Modulator and an all digital .
Delta Demodulator was selected as the final design for the
STP . Converter contract. This approach is. capable of meeting
the specification and could be built in 1474 with available
components.
The major hardware implementation tradeoff was in the choice
of memory technology. Table 3,4 lists the memory technologies
considered and this system tradeoffs of interest for the STP
Converter. Program schedule required the selection of memory
elements which were available in. February-of 1474. As illustrated
in Table 3.4 the schedule constraint limited the choice to P MOS
shift registers, cores or C MOS RAM's (Drum, Discs and Delay
lines were properly excluded from use in the contract).
.4
Core Memories are well developed and feature good reliability
and low cost, unfortunately they have a severe weight and power
penalty compared to P MOS Shift Registers. C M05 . RAMs have a
power.advantage over P MOS Shift Registers and more graceful
r	 failure mode advantage, but suffer a severe size and we.gilt dis-
advantage. In addition, the cost per bit was much higher and the
technology was not as well developed as P or N MOS,
Consideration of all of tradeoffs related to the memories
resulted in the selection of P MOS Shift Register. If the choice
were to be remade today the choice ` -would be between N.MOS RAMs
or Charge, Storage Device even though the P MOS Shift Registers
were and are adequate for.the application.
TABLE 3--3
DELTA MODULATION/DEMODULATION HARDWARE TRADEMS .
DELTA 'MOD. hOOP
COMPLEXITY POWER
PRECISION ALIGNMENT TIMINGCONSUMPTION STABILITY MARGIRWATTS
All Analog. Lowest 5 Can Not Very Adequate
Meet Long. Critical
Term Drift
Requirements
All Digital. Highest 28 Outstanding Non Required Adequate sateen rues ECL
ROM s are available
mid 1975
Hybrid Analog[ Moderate 23 Non-Critical Simple Adequate to Marginal. (DIA,
Digital. Delta To High Non-Critical Converter Improvement
Mod. & Digital Recommended)
Delta Demod,
R':
TABLE 3•-4
MEMORY TEOE10LOGY TRADEOFFS
AVAILABLE AVAILABLE SIZE & POWER PERT, IPALS C	 AALTECBSIOLOGY FEB. 1974 FEB. 1975 WEIGHT CONSUMPTION REQUIRED
COST AEKAMS
WATTS P)m BIT
Bubble 170 No. 0-.l 5 Moderate 0.05 Reliability uncertain, tray,
have severe temp. range
limitation.
N'MOS RAX's No Yes 1. 20 Minimum 0.2 Good packaging density and
{4K}, -reliability plus excellent
failure degradation.
P 140S Yes Yes 1 20 Moderate 0.4' Good packaging density and
Shut Registors reliahility.
..
	 (2K)
Charge Storage Na Yes . 3 10 minimum 0.4, Excelent packaging & Power -
Devices	 C16K} To Moderate Uncertain reliability plus
fair failure degradation.
Cores Yes Yes 3 80 Severe 0.3 Severe power & veight penalt
good reliability.
I10S	 ^s Z.5R} Yes Yes 8 8 Minimum 10 Severe size & cost penality
To Moderate technology not as veil de-
veloped as P and IY NOS.
00
Drams, Discs, Yes Yes Large barge ^ r^-t Bulkey, High rower, heavy
Delay Lines p excluded from use in contracO
~
ci
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	4.0	 DELTA MODULATOR/DEMODULATOR
I.-
Basic operation and testing of the Delta Modulator is outlined below
along with necessary block diagrams and tables. .
	
4.1	 General. Description of Delta Modulator
The general operation of the Delta Modulator is broken down into three
major areas, Analog Input Circuits, Quantizer and Code Converter, and
Digital Integrator. The following diagrams are used in the operation
description: Figures 4.1, 2., 3, 4, 5, b).
4.1.1 Video Input Analog Circuits
Figure 4 . 1 is a block diagram of the Delta Modulator showing the various
functional _
 blocks which make up the subsystt^a. Figure 4.2 is a block
diagram of the Analog Input Circuits. The video input signal from the
camera is buffered by an input amplifier. Input impedance is 75 ohms.
A 5 m.c. 5 pole filter is used as the pre--sampling filter for the video
((
	
input data. The output of the filter is buffered with an (A.C.) coupled
I..''	 non-inverting amplifier. The amplifier has an offset adjustment to
center the video signal about ground. Aeference Drawing (007).
The video signal is split at the output of the A.C. coupled amplifier.
One signal is buffered and sent to the memory sync circuits. This
signal is used to generate the vertical and horizontal timing for the
memory and Delta Modem.
The other video signal is sevit to the blanking amplifier (reference
Drawings (003), (001) . The blanking amplifier inserts a reference
ground level into the signal to be quantized. The signal to be quantized
is then symmetrical about ground with a peak-to-peak video signal of
about .85 volts. It is necessary to do this so as to m se the full
dynamic range of the delta modem. Offset ad , ustments are provided to
adjust the reference blanking level to .00 volts

j. FIGURE 4.2
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4.1.1
	
Video-Input Analog Circuits (Continued)
Another requirement for having a blanking reference level is that the
i
digital delta mod.-demod has to start from a reference level.
	
The delta
demod is.blauked to this reference level during retrace (horizontal and
vertical sync time).	 The first sample out of the Delta Modulator is
referenced to this blanking level; hence the delta mod-demod will have
amplitude tracking in the digital integrators.
	
The memory unit blanks
the data during retrace; hence any data output during retrace is false
information and would start the delta demod in error if allowed t6 a-^
integrate during retrace, hence we blank both mod and demad digital
integrators to the reference ground level..
Because we blank both the input video and integrator signal to a
reference blanking level,-the largest error signal which.can occur at
the digital integrators of either the mod or demod is one small size
step at the.beginning of.any scan line. -s
4.1.2
	 Summer Quantizer
Figure .4.3 is 'a block diagram of the Summer Quanriaer electronics,
reference Drawing -(01.0) ,
The summing amplifier is an inverting operational amplifier, reference
Drawing (001).	 It has a closed loop band width of about 80 me with a
signal	 propagation delay of about $:ns.
	
The summing amplifier sum^^ the
output of the digital integrator and the blanked video input. 	 The output
of the summer drives the seven quautizer amplifiers used to quantize the
loop error signal.
The quantizers used are (AM 6$5). 	 They . have a,nominal 7.ns propagation
delay and also has an internal strobe. 	 This'strobe is used to.sample
the quantized data, and is the referen.e timing point for the closed
loop system, reference Figure 4.2-.3:
is
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Summer Quantizer (Continued)
The quantized sampled data is then used to drive the digital loop
integrator, and this data is also converted to a 3-bit binary code,
which is the outputted data of the delta mod.
The . output 3 bit code is generated in a 7 line to 3 line MDCL 10K
priority encoder. This encoder is sampled by word clock (WS), and
the 3 bit data code is outputted to the digital memory for reformatting.
The quantized data to the integrator is.a modified binary code, and it
is coded to represent _he quantized step size (111 equals largest
Positive Step, and (011) equals largest Negative Step size)..
The step size code pertains to a particular weight which is added or
subtracted from the digital integrator.
4.1.3 Digital Integrator
A block diagram of the digital integrator is shown in figure 4.4, also
reference Drawing (012)..
The digital integrator accumulates successive samples of the quantized
error forming the reconstructed video signal. This reconstructed
signal is fed back to the summing amplifier and differenced with
incoming video to form the error signal.
E	
The integrator consists of an input signal complementer, arithmetic
unit memory storage, and a di ital.to analog converter. Thea 	Y'	 ag ^ 	 g ^	 g integratorg
j`	 is implemented as an infinite time constant integrator, as contra-sted
with an analog version which would have a finite time constant (leaky
t'E integrator).
'E
's
^i
f, s A weighting matrix is used to determine the corresponding error step
:f	 size added to the integrator . . This weighting matrix was intended to
select a variety of Large and small step sizes for evaluation of
dynamic response and noise performance, reference .Drawin (011
I, ;

i-	 4.1.3 Digital. Integrator (Continued)
Because of the limited amount of time available to close the delta. mode
loop at 12.25 m.s.s. rate (80 nano-second), it was necessary to wire
across the delta mod weighting matrix, and fix the step size input to
the (ALU)arithmetic logic unit. This was necessary because of poor
settling time of the D.A. converter (25-30 ns).
In order to decrease the full add cycle time of the MECL ALU, the
design features a multiplexed 9 Bit Full Adder. The total full add
time can be cut in half (44 ns to 24 ns) by selecting the correct sum
based on conditions of carriers in the ALU, reference Figure 4.5.
Figure 4. 5 gives the conditions for selection of the proper ALU sum
to be mulca.plexed. .The Al;_! 's are arranged with and without carry in
add one. For examplk-, if we wish to add two Binary Numbers together
(both numbers positive), we first select ALU (1 - 4) A. We next examine
carriers CV C2 , C3 and C4
 to determine which succeeding ALTS will be
selected. In this manner it is possible to select the proper sum in
less than 14 ns. Multiplexing of the outputs takes about b to 7 ns
with a total full add -subtract taking less than 24 us.
t^
jj
A full ripple through full add subtract with look ahead carry would
is
take about 43 us. This would be an excessive loop delay and it would
not be possible to c l ose the digital delta mod loop in less than the
prescribed 80 ns time.
The output of the add -subtract logic is stored in the one bit buffer
memory, which. completes the integrator logic. Successive samples are
added and stored reconstructing the sampled input video data.
'i	 The digital word which exists on the buffer memory is inputted to a high
speed digital to analog converter. This signal is transformed to an
Y.	
analog voltage This voltage is used to form the error signal when;E
summed with the input video.
i.
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4.1.3 Digital Integrator (Continued)
.-^	 The above described components when interconnected as shown in Figure 4.1
and Drawing (012) form the digital delta modulator.Propagatioa delay of
the loop is 80 ns, which is sufficient to assure operation of the Loop.
4.2	 General Operation of the Delta Demodulator
The following outlines the general operation and testing of the digital
delta demodulators. Reference will be made to the following figures,
4.6, 4.7, 4.8, and 4.9.
4.2.1 General Operation
A block diagram of a digital Delta Demodulator is shown in Figure 4.6.
This block diagram shows a single channel demodulator. The actual
delta demodulator has three identical channels for the lied, Blue.and
Green fields.
There are two basic sections of the demodulator; the digital code
converter and integrator, and the analog output circuitry.
The binary input code is first converted to a bipolar code (standard
binary notation for plus or minus weighing). The input code is then
weighed depending on the particular system response desired. Weighing .
is done by the step size converter.
Step sizes are selected by a front panel control switch which adjusts
the four coded steps. It should be noted that this step size .
 control,
was bypassed in the modulator unit. The modulator step size was set
to correspond to a code (3434), reference Drawing (011). The code is
.read largest step first, smallest step last, and from left to right on
the front panel. The code can be changed in the modulator if desired
by rewiring the code weights. The demodulator is still connected to
the code selector switches and hence must always be set to 3434 as long
as the modulator is wired for this code.
[j
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4.2.1 General Operation (Continued)
The weighed code is inputted to the digital integrator and summed with
-	 the feed back memory signal. The integrated (reconstructed signal) is
then outputted to the digital to analog converter, and analogP 	g ^	 g	 ,	 g processing
electronics.
I
4.2.2 Description of Arithmetic Unit In Demodulator
The Arithmetic Unit in the Demodulator consists of two ALU's, a full
adder, 8 modulators, 2 complementing gates, and a 1-bit delay memory.
This unit performs a nine bit add-subtract with the input data from the
weighing matrix and the one clock period delayed sums from the memory
(Figure 4.7).
I
n
1
Input data from the weighing matrix consists of 9 bits in standard sign
	 a
F
magnitude form. The most significant bi g contains the sign information,
a .one representing a negative number and a zero a positive Number. The 8
least significant bits contain the magnitude information.
SIGN BIT
i
YXXXXXXXX
14AGNITUDE
When the sign bit is high the complementing circuit is activated, 	 !.
inserting the complemented magnitude bits into the ALU's instead of
the normal sum. If the sign bit does not indicate a negative number
{	 the weighing matrix word passes directly into the adder's. The output
p^
`E of the complementers is summed directly with the one clock delayed sums
from the memory. There is no recomplementing necessary at the output .
of the adders when the weighing matrix input is a negative quantity.
n	 E..
f'
This is possible because the D.A.C. is operated in the unipolar mode
(see Table I). The adders operate in a straightforward manner except
when the weighing matrix vector is negative When this occurs an end
'	 around carry is generated out of the full adders. This carry must then
I	 be added hack into the sum in the adder..
i
d
} i
END.AROUND
CARRY
j
a
4.2.2 Description of Arithmetic Unit In Demodulator (Continued)
^l
r
Because the A.A.C. is operated in the unipolar mode there is no
characteristic problem of a positive and a negative zero normally
associated with one's complement arithmetic.
TABLE 1
1111	 7	 .
1110	 6
1101	 5
1100	 4
1011	 3
1010	 2	 lour Bit Sample Array of numbers
1001	 1	 which are clocked directly into
1000	 0	 the A.A.C. and which are also
0111	 -1	 delayed one clock period and
0110	 -2	 summed with the sign magnitude
0101	 -3	 data from the weighing matrix.
0100	 -4
0011	 -5
0010	 -6
0007	 -7
The operation of this circuit can also be explained by several 4-bit
examples.
The addition of a negative number from the weighing matrix to a positive
l number from the memory is shown as:
-4 l 1 0 0 :-)at-a from weighing matrix
tF 1 1 0 1 1 Complemented data
+2 1 0 1 0 1 Clock delayed . sum from memory.
{
E 0 1 0 1
I^
0 0 0 1 End around carry added in
-2 0 1 1 0 Final sum
if
L1
4.2.2 Description of Arithmetic Unit In Demodulator (Continued)
Words appear from the weighing matrix in sign magnitude form. The
magnitude is then complemented before being inserted in the adders.
- 4F
	
	
The coding of the delayed memory 	 sum can be checked with Table 1;
notice that since the weighing matrix sum is negative that an end
around carry is generated out of the most significant bit and must be.
added into the final sum. The coding of the final sum also may be
checked on Table 1. Additional examples of arithmetic operations are
shown below. They demonstrated the addition of two negative numbers,
two positive numbers, and a negative number and a positive number which
add up to zero:
-4	 1 1 0 0	 -4.	 1 1 0 0
End around	
1 1 0 1 1	 1 0 1 1
carry
-2	 0110	 +4	 1100
0 0 0 1
0001
-b	 0010
FIGURE 4
^ Y
4.2.3 Delta Demod Analogy Circuits
W
	
	
Figure 4.8 shows the analog circuits used to process the digital
output signals. Reference should also be made to Drawing (008).
The output of the digital integrator is converted to an analog signal
by the D/A converter. It should be mentioned that the digital word
appearing at the integrator of the delta mod is identical to that
appearing at the digital demod integrator. The D-A converters are
current dacs and are initially matched with one percent resistors.
Gains are matched on the final voltage output amplifiers.
Because the output signal of the DAC can have a switching glitch, a
sample and hold amplifier is Lased to remove this spike. The sampler
is phased with a delay line so as to sample the analog output.during
-the middle of a sample period, reference figure 4.9a.
4
A five pole filter is used to smooth the output of the sampler and to
remove the clock sampling edges from the video.
The video is summed with composite blanking and composite sync.
I
Composite Sync and blanking are obtained by combining the delta
demodulator blanking furnished by the memory sync separator with a
! composite sync signal generated also by the memory. These signals are
combined in a current switched amplifier. The levels of the blanking
and sync can be adjusted independently. This is necessary because the
video reconstructed from the digital integrator was modified to use
the maximum dynamic range of the delta modulator, reference Figure 4.9b.
The signal gains of each output amplifier are adjusted to track each
other within * .5% and the output level of the fifth step of a 10 step
gray scale is adjusted to.within 5.mv of each other..
The output video amplifier is designed to drive a 75 ohm terminated load.

F	
`^#
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4.3	 Design Trade-off Analog vs Digital Integrator
.-^
	
	 As described above the design approach was to .
 use an all digital loop
integrator. The initial design was to incorporate an all analog
integrator. This design approach had to be changed due in part to the
required accuracy of the analog current switches. This accuracy was
approximately .01% of full scale for a full 620 sample scan line. This
accuracy was required because any offset current would be Integrated
(plus or minus) during the scan line time and hence the absol-te value
of the integrator at the end of a scan line could be in error by as much
j
	
	 as 5% under worst case conditions. Because of the difficulty in ma.in-
taiuing this accuracy it was felt that an all digital integrator had to
be implemented. It should be pointed out that the limiting constraint
placed on the delta mod was that it had to operate with an almost
infinite time constant:. This constraint was placed on the system by
the requirement that all three output channels (Red, Blue, Green) had
to track within 2.5 my of each.other with a one volt peak-to-peak output
signal.
In order to achieve this requirement it was neQessary to use an all
digital delta demod implementation. By doing this we could use a
digital to analog converter as the analog output device for each delta
demod. This would allow us to normalize the analog out from all three
channels Auxin blankin (all channels start from same reference oint)g	 4t?	 F
This also compensated for any offset in the delta modem due to bias
^t
	
	
error because all three data outputs use the same analog to digital
converter. The most important consideration is that the D-A converter
is driven by a digital word, hence there is no accumulative error due
to temperature drift on the circuits:
4.3.1 Hybrid Delta Modem
BasPd on t-he above ennGtraints and 11mita tions a hybrid delta modulator
4.3.1 Hybrid Delta Modem (Continued)
The features of this approach employed use of an analog summer and
qua! atizer coupled with a digital integrator and digital to analog
converter. This approach was not optimum because of constraints on
the D-A converters available for use (settling times were excessive
for eight bit conversions, 10 -15 ns). This excessive settling time,
coupled with the conversion glitch, required the delta mod loop to
operate in a marginal condition .  The marginal condition was excessive
loop time in converting a sample and feeding this sample back for
comparison with incoming video. Closed loop times of about 75 ns to 80 ns
were experienced, which left almost no margin for temperature variation
of components in the loop (closed loop time for 1 2. 2 ms is 82 us).
4.3.2 All Digital Delta Modulator
An all digital delta mod-demod is proposed for any follow-on effort.
An all digital unit would improve loop time and eliminate the D-A
converter in the loop. Both mod and demod would be all digital and
would require almost no alignment or adjustment with the exception of
t.^	
the input and output analog processing circuits.
sigure . 4.10 is a block .diagram of an al? digital .delta mod. The
difference between the hybrid design and the all digital design is the
replacing of the analog circuits in the closed loop with digital circuits.
Specifically these would be the analog summer amplifier replaced with
an 8 bit ALU; the quantizer replaced with a digital look up comparator
(Random Access Memory, RAM); and the digital analog converter. We
would not need to convert the stored integrator word to an analog signal,
hence we eliminate the need for a D-A converter in the loop. We gust
add an A-D converter to the input of the loop. T'his,is necessary to
convert the analog video to digital samples. The loop conversion time
of the digital loop is in the order of 60 ns. This would support a
real time sample rate of about 16.5 megasamples per .second and would
provide adequate margin for the loop
4.3.2 All Digital Delta Modulator (Continued)
As pointed out in following sections, with a sample rate of 12.5 mss
we were able to resolve 550 line horizontal with no noticeable
contouring of the video image when quantized with 3 bit.
It should also be pointed out that using the all digital approach, we
can easily change the quantizing from one, two or three bits to support
available data bandwidths.
4.3.3 Uplink and Docanitik Transmission of Digital Delta Mod Data
For possible transmission of video data over radio links a delta
modulator performs quite well. It aff^-d p good data compression with
a minimum of equipment. (Two bit delta . mod equivalent to 6 bit Pal
for black and white, 3 bit delta mod equivalent to 6 bit PCM for colon
and S bit PCDI for black and white.) The digital data can be easily
modulated PSK, or QPSK. The information quality versus link error rate
is quite good. Excellent performance at error rates of 10 -3 can be
achieved using integrator update words which can be transmitted during .
retrace. These update words are the exact values of the digital
integrator at specific times during a scan line. These values can be
buffered, stored and transmitted to the d-:mod during retrace blanking
time. The words can be used to reset the demod integrator in the advent
of link errors in the received digital data.
1	 ^	 i
This process is not necessary when an analog modulator-demodulator is
used% The reason being that the integrator is made to leak with a
specific time constant. In this ,ray the delta mod-demod is D.C.
restoring and hence link errors introduced tend to integrate out, Delta
modulators of this type have been utilized at sample speeds in excess
of 100 megasamples per second.
For the digital delta mode thw— sang pseudo error masking can be accomplished	 wa:
by reinserting the exact value of the integrator at specific times. The
amount of stored data required is equivalent to :about 3% of the line scan
^^	 z
data. It is also necessary to buffer one line of received data. This is
^I	 t LL}	
i
	_	 necessary to.reinsert the update data in the respective scan line. 	 c
x
Figures 4.10 and 4.11 show in block diagram form this process.
y
I
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	5.0	 M24ORY DESIGN DESCRIPTION
	
5.1	 Block Diagram Description Of The Final Design
The two memories are packaged on six wire-wrap cards. The
associated data selectors and interfaces are packaged on the re-
maining two cards.
One memory provides dynamic storage of the three-bit coded
videc data for a delay of one vertical field. The second memory
is cascaded from the first for a two-field.delay. The current
video data, the one-field delayed and the two-field delayed data
provide simultaneous access to three sequential color fields..
4
The coded three-bit video data is converted into three 16-bit
words by serial-to-parallel shift-registers to reduce the .access
time required by the MOS memories, The actual shift rate of each
MOS device is further reduced by multiplexing the data 5:1. This
action reduces the power consumption, in the memory to acceptable
levels. Each memory is implemented with 2048-bit MOS dynamic shift
registers in an 16 X 5 array per input bit. The shift rate during
active lines is 76.8 kHz (See Figure 5-1).
a€
5.2
}
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Three data selectors sort the current video data and the
memory data into red, blue and green color data. The data selectors
are controlled by the field address from the timing and sync card.
Due to the cascading process in the two memories, the input sequen-
tial color reappears with a one-field and then with a two-field
delay. The data selectors provide simultaneous output for each color,
by routing the data from the memories as it reappears. The data
from the data selectors is converted to three-bit video data by
serial to parallel converters.
Timing Description
The two field delay memories store digitized video data sequen-
tially for one television field each. The data selectors generate
parallel color data from the.current video data and the data from
the two memories. Thus, the three outputs from the data selectors
contain information from both the even and odd fields of the televi-
sion frame. In order for parallel color video to be registered
5.2	 Timing Description (continued)
properly the output of the memories has to be aligned such that
the odd and even field video overlay exactly. This alignment
l is accomplished by clocking the memory in such a manner that the
first digitized video sample of the first full horizontal line
appears at the outputs of the memories at the same time regard-
less whether the digitized video originated from an odd or even
field. (See Figure 5-9)
The incoming video is digitized at 640 samples per horizontal
line. Each field consists of 245 active lines plus vertical re-
trace of 17.5 lines. The required memory cells to store one field
of video is 245 X 640 = 156800 cells per bit of encoded data.
The memory is organized with 2048 'hit shift-Tegi.sters in an
16 X 5 array for 2048 X 16 X 5 = 163840 memory cells.
Each bit of the digitized date from the Delta Modulator is
converted to 16 bit parallel words, Each list of the 16 bit words
is sequentially stored in one of five 2048 bit shift-registers.
To store this data for one field 156800 16 = 9800 shift-pulses
have to be supplies to the memory. The storage cells in excess
of the required number are 163840 - 156800 = 7040.. These cells
are shifted during vertical retrace by 7040 ; 16 = 440 shift-pulses
to provide dynamic refresh and position the data for the start of
the next field.
The input video data is encoded with standard Sync for 525
line television. This sync produces a 2:1 interlaced raster with
the start of the even field delayed by one half line with respect
to the start of the odd field. The output data selectors.use odd
and even field data simultaneously to generate the parallel color
video. Thus, the data applied to the data selectors from the memories
has to be aligned such that each field starts at the same time re-
gardless whether the input originated in the odd or even field.
This alignment is accomplished-by delaying the start of vertical
sync for the even field by one-half line. The modified raster
parameters, as far as the memory is concerned, are now as follows:
fi
i	
5.2	 Timing Description (continued)
Odd Field (18 lines retrace +245 lines video) plus
Even Field (17 lines retrace +245 lines video)	 I
i	 For a Total of 525 Lines (see Figure	 ) . i
The 9800 active video shift clacks are used identically for
both the odd and even fields. However, the 440 dynamic refresh
i shift clocks are distributed as follows:
(	 Odd Field 14 lines X 20 clocks plus 4 lines X 40 clocks =I	 ^.
}	 440 Clocks
Even Field: 12 lines X 20 Clocks plus 5 lines X 40 Clocks
^i
i	 440 Clocks
j This method of storing and shafting the video data through
the field delay memories assures that the output parallel video
data is registered properly.
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,i
ii^
E:
i^
f^
li.
I'
i
f_
I^
s
i
3
i
a
I ^`y
SERIAL TO PARALLEL
DATA FROM ' CONVERTER AND
LATCHDELTA MOD. ^
PARALLEL TO	 TO DELTA DEMOD.
SERIAL	 '^ ^'>
(RED)
F
E^
DATA
'	 SHIFT FIELD DELAY	
'	 MEMORY I
i	 CLOCK	 PARALLEL TO	 TO DELTA DEMOD. E
{ SERIAL s
1	 (BLUE)
SHUT	
FIELD DELAY
MEMORY 2	 PARALLEL TO	 TO DELTA DMIOD.
d	 CLOCK, SERIAL
(GREEN)
COLOR FIELD ADDRESS
FIGURE 5-1
k	 DELAY MEMORIES, BLOCK DIAGRAM
1RL '.:—_.	 .. '::.
	 ^...,_.--.. •	 -.... ^-,....:...'-`.w.^,,.s} _.r. ...:.n :_'..vs•.n'di^LUm'sL'.v:,::.nv^-:r^..ac.....•.... ^:. :-d:}_•4_:.a •:....:e-^::..	
_.	 .___..	
..	 ^	
.rre.. t
..... ^.
FIGURE 5-2
MEMORY SHIFT CLOCK DISTRIBUTION FOR ONE FRAME
18 LNES
440 SHIFT CLOCKS
VERTICAL
RETRACE
ODD
FIELD
245 LINES
9800 SH'IF 'T CLOCKS
ONE FRAME	 VERTICAL
RETRACE 17 LINTS
440 SHIFT CLOCKS
t
EVEN
FIELD 245 LINES
9800 SHIFT CLOCKS
7j	 S
i
6 . o	 T=G AND SYNC
6.1	 BlockDiagram Description
The Timing and Sync functions include the sync separator, sync
regeneration, video data, sampling timing and the memory shift
clocks. (See Figure 6-1)
All the timing signals derive from a 24.5454 Mz crystal oscil-
lator. The.cloch distribution network generates the 12.27 IEz
sampling clocks for the Delta Modulator, Demodulators, the sync
counters and the memory serial to parallel and parallel to serial
registers.
The active video counter counts 640 sampling clocks for every
ti
	 horizontal line.. The output of this counter is decoded by the
memory timing generator to provide the memory shift-register clocks
t =,
	 and the parallel to serial and serial to parallel converters. At
ii	
the end of the active video the horizontal retrace counter is en-
abled. This counter counts 132 Sampling Clocks and is synchronized
to the horizontal sync pulse detected by the sync separator from the
composite video, The output of both horizontal counters are decoded
and output blanking pulses to the Delta Modulator/Demodulators. These
#	 pulses synchronize the start of conversion in the Delta Modulator/
I Demodulators with the Field Delay Memory. The horizontal counters
also output two equally spaced pulses for every horizontal line to
the vertical counter. The vertical counter counts 525 half lines
E,
is	 or 262.5 horizontal litres for every field which is necessary to gen-
erate the vertical sync for a 2:1 interlaced raster. The vertical
counter is synchronized to the vertical sync pulse from the sync
i	 separator.
^i
The sync regeneration circuits decode the horizontal and verti-
cal counters and assemble the composite sync and blanking. The out-
put sync is delayed 1.96 uSec. from the input sync to compensate for
'.	 the processing delays through the memory.
a
i
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A modulo 3 counter is the color field address generator. This
counter tracks the color fields of the input sequential video and
•1
	
	
controls the data selectors in the memory for the output synthesis.
The field address counter is advanced during vertical retrace and
is reset when the color sync during line 18 of the green field is
detected.
6.2	 Timing Description
Table 6-1 shows the measured pulse widths of the output com-
posite sync and blanking. All. parameters meet EIA specification
RE170 for 525 line composite sync,
t	
Figure 6-2 xs a timing diagram of the synchronization between
the Delta Modulator, the Field Delay Memory and the Delta Demodulators.
Point A on the timing diagram is the start of the active video on
I
	
	 a horizontal line. For the first four sampling clocks (A to B) the
Delta Modulator outputs zero reference level data. The serial to
parallel shift-register in the memory converts every 16 inputs from
_
	
	 the Delta Modulator, starting at A, to 16 bit parallel word. This
16 bit word is stored in a register and then written into the first
'^
	
	
memory at the trailing edge (G) of the memory one shift clock. The
16 bit word which has been stored for one field, is read out of the
first memory at F and written into the second memory at J. The cur-
rent video data, stored in a register at C, the one field delayed
data, read out of memory one at F, and the two field delayed data,
read out of memory two at H, are routed through the data selectors
and loaded into the parallel to serial shift-registers at D. Data
output from the memory to the Delta Demodulators starts at D. The
first four bits of the output data (D to E) are the zero reference
for the Delta Demodulators. The interval between A and D is the pro-
cessing delay through the memory.
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7.0	 RELIABILITY ANALYSIS
1
	
	 It is important to asses the reliability of . a spacecraft
packaged version of the STP Converter. The breadboard design
that was completed and delivered was used as a baseline to
compute the estimated reliability performance of the STP Con-
verter.
t	 It is assumed that a different reliability philosphy is
j^	 appropriate for equipment planned for the Space Shuttle program
titan for conventional long life unmanned space equipment.
The assumed philosphy is that the typical mission life is
short (168 hours) and that repairability even limited on orbit
,
.I	 repairs are not excluded. To this end the basic single thread
1j
probability of survival (no.redundancy or degraded modes of
operation permited). for a 168 hour mission is of interest.
Figure 7-1 is the Reliability Configuration block diagram
used for the reliability analysis of Otte STP Converter. The
failure rate in failure per 10 6 hours for each block are in-
cluded in each block. Table 7-1 is the back-up data containing
the total part counts and failure rate for each block shown in
Figure 7-1.
Inspection, of Figure 7-1 indicates that the single thread
failure rate of the memories at 81.514 failure per million hours
dominates the total single thread failure rate of 96.037 failures/106
hours.
Using the single thread failure rate of 96.037 F/10 6 hours
results in a reliability of 0.984 for a 168 hour mission. This
number may not be sufficiently large. A number of approaches may
be used to improve this number. The most obvious first approach
would be to include a single redundant memory card or to allow
the system to degrade to a 2 Bit rather than a 3 Bit Delta Modu-
lator system in the event of a memory or a single Delta Demodula-
tor failure. In either case, the reliability by this single cost
effective measure is improved to 0.995 for a 168 hour mission.
This may be adequate, if not additional redundancy maybe applied
to improve the reliability even further.
a
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RELIABILITY CONFIGURATION BLOCK DIAGRAM
Part Stress and Faildre Rate
Ckt Component-Description QTY- Stress
Failure Rate - F1106 Hours.
k TotalRef Ratio
SAI
Transistors, G.P. 4 .008 .032
Transistors, FET 1 .035 .035
Resistors, Film or Comp. 19 .002 .038
Capacitors, Ceramic 13 .002 .026
Capacitors,, Tant. 2 .001 .002
Coils 2 .005 .010
Diode Array 1 .010
.2-10-
SUBTOTAL .153
Al
Transistors, G.P. 12 .008 .096
Resistors, Film or Comp. 28 i .002 .056
Capacitors, Ceramic 12 .002 .024
Capacitors, Tant. 2 .001 .002
Al	 SUBTOTAL .178
Resistor,, Film or Comp. 3 .002 .006
Connectors, BNG 2 .040 . 080
SUBTOTAL FOR ABOVI .417
Above Circuit 3 1.251
Above Circuit 2 Out of 3 0
CONMON PARTS
Transistors, G.P. 3 .008 .024
Resistors, Film or Comp. 7 .002 014
Capacitors 3 .002 .006
Connectors, BNO 2 .040 .080
Connector, Card 1 .020 .020
SUBTOTAL COMMON .144
2 Out Of 3 .144
3 Out Of 3 1.395
Memory Cards 6 10.337 62.022
Timing & Sync Card 1 4.330 4.330
Interface Card (Type C) 1 5.335 5.335
Interface Card (Type D) 1 3.002 3.002
Connectors, BNC 20 .o4f) .800
Terminal Block. 1 .010 .010
Rectifiers, M2519 3 .05 .015
DCIDC Converters 3 2.000 6.000
TOTAL
If memory cards are 2/3 for success
their, functional common is 1.9.492. for
bal 'qnt-i- of ML-mory p rox-r-n-
Assembly Name Amb. Temp. k Factor
PHILM 100
STP Phlica-Ford Corporation
DatesFIELD DELkY MMORIES SUBSYSTR4 Western Development Laboraloroes Division3939 Fabian Way
2-13-75 Palo Allo,CalildTnia 94303.
Assembly P/N.
WD Page.	 of
i	 - iji
Part Stress and Failure Rate
Ckt Component•Descriptioo ^^^
Stress Failure Rate — F/106 Hours
k k Tota lRef Ratio
Integrated Circuits, Digital 22 .050 1.100
M05 IC's 90 .100 9.000
DIP Resistors	 16 PIN 3 ,008 .024
DIP Capacitors — 16 PIN 5 .008 .040
Resistors, Film or Comp. 25 .002 .040
Diodes, IN4001 20 .002 .040
Capacitors, CK05 30 .002 .060
Capacitors, M39003 3 .001 .003
Connector, Card I .020 .020
TOTAL I0.337
ORIGINAL PAGE IS
OF POOR QUALITY
Assembly Name Amb. Temp. k Factor P^ ^ILG'O
STP Philco-Ford Corporation
DateMII^IORY CARD
Western Development Laboratories Division
3939 Fabian Way
2-13-75 Palo Alto, California 94303
Assembly PIN
WDh-ST—A20400 Page	 of
WDL--29409.
11-72
I,
i
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J
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I
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i
WDL MO e
i 11-72
Part Stress and Failure Rate
Cltt Component-Description QTY.
Stress Failure Rate .- FPIOS Fours
k A TotalRef
Ratio
Integrated Circuits, Digital 79 .050 3.950
Integrated Circuits, Linear 2 .050 .100
DIP Resistors 5 .008 .040
Oscillator 1 .020 .020
Resistors, Film or Comp. 4-0 1002 .080
Capacitors, CK05 3.7 .002 .070
Capacitors, M39003 4 1 .001 .004
Diodes, Si, L. Power 7 , 002 .014
Transistors, MN, 3 W 2 .008 .016
Transistors, M. 3 W 2 .008 .016
Connector, Card 1 .020 .020
TOTAL 4. 330
Assembly blame Amh. Temp. Ic Factor
PHILE)
S`A'P PhBcc -Ford Corporation
DateT^TTNG &. SYNC CARD
Western Development Laboratortes Dinsion
3939 Fabian Way
-
2-13-75 Patti Alto: California 94303
Assembly PIN: .
WDD—ST-A20400 Page	 of
WDL-2940B
zs
Part Stress and Failure Rate
Ckt
. Stress Failure Rate — F1106 Hours
Ref Compo nent-Description QTY. Ratio k x Total
Integrated Circuits, Digital 103 .050 5.150
DIP Resistors 14 .008 .112
Capacitors, CY,05 25 .002 .050
Capacitors, X39003 3 .001 .003
Connector, Card 1 .020 .020
TOTAL 5J35
Assembly Name Amb. Temp. k Factor PHILCO 40*
STF Philco-Fwd Corporation
Date Western Development Laboratories Division
INTERFACE CARD (T)TH C) 2-13-75
3939 Fabian Way
Palo Alto, California 94303
Assembly P/N
WDL-ST-A20400 Page	 of
Part Stress and Failure Rate
Ckt Compo nent. Description QTY-
Stress Failure Rate — F110 Hours
k h TotalRef Ratio
r
Integrated Circuits, Digital 57 .050 2.850
DIP Resistors 10 .008 .080
Capacitors, OK05 Type 25 .002 .05O
Capacitors, M390O3 Type 2 .001 .002
Connector, Card 1 .020 .020
TOTAL 3.002
Assembly Name Amb. Temp. k Factor QHILC® 4600
STP I Philco• Ford Corporation
Date Western Development Laboratories Division1
^T	 `Al `' i'	 (TUE
 
DJ 2.x13-75
3939 Fabian Way
Palo Alta, California 94303
Assembly P/N
IML-ST-A2O400 Page	 of	 .
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Fart Stress and Failure Rate
Ckt Component-Descriptic:t QTY- Stress
Failure Rate- F/1 Or' Hours
k TotalRef Ratio
FUreER & BUFFER
Transistors, G.P. 7 .008 .056
Diodes, Zener l .01f' .010
Resistors, Film or Comp. 21 .002 .o42
Capacitors, Ceramic 8 .002 .016
Capacitors, Tantalum 3 .001 .003
coils 2 .005 .010
SUBTOTAL .137
AC
Transistors, GQP. 2 .008 .o16
Integrated Circuit 1 .050 .050
Diodes 5 .002 .010
Diode Array 1 .010 .010
Resistors $ Film or Comp. 10 .002 .020
Capacitors, Ceramic 5 .002 .010
SUBTOTAL .116
Al 1 .178 .178
SY1 1 .176 .176
OTHER
Integrated Circuit l .050 .050 .
Transistor 1 .008 .008
Diode, Zener 1 .010 .010
Resistors 8 .002 .016
Capacitors, Ceramic 3 .002 .006
Capacitors, Tantalum 3 .001 .003
Connectors, ENC 2 .o4o .080
Connectors, Card 1 .020 .020
SUBTOTAL .193
TOTAL .800
Assembly Name Amb. Temp. k Factor
PHIL03.
STP PhReo•Ford Corporation
DateCARD 2
Western Development Laboratories Division
3939 Fabian Way
2-.13-75 Palo Alto, California 94303
Assembly PIN
WDL"ST A20400 Page	 of
lIw
f
Part Stress and Failure bate
Ckt Component-Description ^^•
Stress Failure Rate — F1706 Hours
k ?^ Total
Ref Ratio
DAC
Connector 2
.020 .040
Connector, BNC 1 .040 .040
Integrated Circuit 1 .050 .050
Resistors 3 .002 .006
Capacitors, Ceramic 2 ,002 .004
Capacitors, Tantalum 2 .001 .002
SUBTOTAL
.142
BI BUFFER AMP.
Transistors 2 .008 .016
Resistors, Film or Comp, a .002 .016
Capacitors, Ceramic 4 .002 .008
Capacitors, Tantalum 2 .001 .002
SUBTOTAL .042
PIGGYBACK BOARD
Integrated Circuits 17 .050 .850
Resistors, Film or Comp. 55 .002 ,1110
SUBTOTAL .960
TOTAL 1.144
Assembly Name Amb. Temp. k Factor
PHILCO
STP Philco-Ford Corporation
DateCARD 3B
Western Development Laboratories Division
3939 Fabian Way
2-14-•75 Palo Alto, Catilarnia 94393
Assembly PIN
WDL-ST A20400 Page	 of
Part Stress and Failure late
Ckt Component• DescriAtion QTY Stress
Failure Rate — F /10& Hours
k ?L TotalRef Ratio
Integrated Circuits 13 .050 .650
Resistors, Film or Comp. 108 .002 .216
D/A Converter 1 .184 .184
TOTAL 1.050
UP Pp^ PA G.&
QU.^
Assembly Name	
-
Amb. Temp. k Factor PH1LCO O
Philco -Ford Corporallon
CARD 30 Date western Development Laboratories Division3939 rablan Way2-14
-75 Pala Alto, California 94303
Assembly P/N
14DL-ST-A204O0 Page	 of
1
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s
i'	 WOL.-2940 e
-
11.72
,i
3Part Stress and Failure Rate
Ckt Component-Description QTY. Stress Failure Rate — F/90 6 Hours
k A TotalRef Ratio
DAC & BUFFER AWLTrTER I .184 . 184
Integrated Circuits 13 .050 .650
Resistors, Film or Comp. 32 .002 .064
Connector, Card 1 .020 .020
TOTAL
i
.918 
Assembly Naitic Amb. Temp. k Factor
5TP Philco-Ford Corporation
RateDMODULATOR Western Development Laboratories DivisionFabian Way
CARDS	 OR 5 OR 6 2-14-75
Palo Alto, California 84303
Assembly PIN
WDL—ST-A20400 Page	 of
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8.0 PACKAGING RECO)DENDATIONS
fT`i}
	
	 The STP Converter electronics, as presently configured, could be
packaged as shoran in rig. #1. This concept is compatible with the
mechanical design requirements of North American Rockwell International
Specifications for electronic equipment aboard the Space Shuttle.
The weight and volume estimates as shown on the face of the draw-
ing represent gross estimates chat are constrained by the power being
dissipated. In the absence of definitive environmental criteria, further
refinement of weight and volume cannot at this time be made.
To achieve these volumes, a packaging approach was selected that
designs the electronics on standard multi-layer ceramic interconnect boards
of approximately 3.0 inches high by 5 3/4 inches :aide. These cards could
then be plugged into predetermined slots in the housing for mechanical
support and required heat transfer. The interconnection of these cards
would be made by a harness or a multi-layer board at the bottom of the
housing. Access to this housing or multi-layer board would be through a
removable bottom cover.
The electronics come in basically three forms: standard I.C. flat
packs; standard DIP pa.ckages;and discrete transistors, diodes, capacitors
and resistors. The standard I.G. flat packs would be soldered directly to
the 3 x 5.75 ceramic interconnect boards with the qualified DIP packages
being handled the same. For the discrete parts, a standard 1 x 1 inch
rF
hybridized package could be used to minimize the packaging weight and volume.
i,
	 These l x 1 inch packages would then be soldered to the standard cards..
ii	 This will then result in. a mechanical design that would minimize
weight and volume while retaining maintainability and producibility features...
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DOW CONVERTERS
i
Power Snnpliess
Design Approach
f
a
The DC/DC converter requirements are effectively met by a design originally j
j developed for the SMS program. 	 This design is presently in production for
the NATO III and.GOES programs and is in orbital operation on the SINS
R	 I spacecraft.
The design utilizes an inverter working from a preregulated bus.
	 feedback
from the output transformer provides an error signal to the ' pulsawidth -
.. modulated preregulator to maintain constant output voltage.
	 Each converter
is packaged in a T-frame module utilizing thickfilm techniques.
	 Figure 1
.
illustrates this configuration.
The basis for this choice is:
a a.	 Converter requirements are satisfactorily met by this design approach. 3
b.	 This choice has the advantage of being a proven flight tested design.
c.	 The thick-film packaging technique has produced demonstrated weight
savings, assembly and test-time savings, and unit-to-unit uniformity.
li
d.	 Development time and schedule risk are both reduced.
is
Detailed Re uirements
^i
ii
i
, The converters must meet the following requirements:
!E a.	 Convert the primary bus voltage to the voltages required by the memory.
t: b.	 Provide regulation for line, load, and temperature variations.t;
c.	 Provide turnon current surge limiting, output overload current limiting,
and overvoltage protection.
d.	 Isolate the using equipment from the input bus.
i
e..	 Filter the input bus voltages and reduce conducted interference fed
to the bus. l} f.	 Provide protection for the vehicle by preventing disablement of the
input bus by a single component failure in a converter or in its load
is
ciresiitry.
	 -
g.	 Maintain systems compatibility by careful consideration of.EMC
„
requirements.
x
i
E	
,
c
Converter Operational. Doscription
_;	 I The converter is an inverter working from a preregulated bus with feedback
to maintain regulation. 	 Its various functional sections shown in Figure 	 2
are described in the following paragraphs.
(	 inverter
1i
The inverter section consists of an astable multivibrator oscillator g;aLing
circuitry for the transformer drive transistors. 	 Careful controt of rise and
I^
.fall times allows a maximum of efficiency.
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CONVERTER BLOCK DIAGRAM
EM Regulator
"fThe pulsewidth modulated (PIM) voltage regulator varies its pusscwidl_h with
I	 input" voltage to maintain a constant output voltage.	 The regulator takes C-
its feedback.from an output of the transformer to stabilize the output voltages
with variations in inverter, transistor, 	 transforme r, and loud c11ta1 C1 E'ri5 tiC5.'
Th.e TEUM regulator runs at twice the inverter frequency. 	 The ii'vnrLer is set to
j	 approximately 55 kHz.	 This allows effective output. filtering with minimum
component size.
Id i
J
1
i(3)
Curront L3m1for
The current limiter circuit is located in the positive power line and is a
peak detection type, The circuit senses the current in the power SWitch of
the preregulatox; this eliminates the Oossibility of shorts causing an
unsensed overcurrent condition. The overcurrent circuit is a foldback type
that provides lower current levels inside the converter during overload.
Upon removal of the overcurrent condition, normal operation is automatically
restored.
Overvoltage
The overvoltage control and shutdown circuit limits voltage overshoot conditions
that might occur on the preregulated bus and all outputs to 1207. of normal
operating voltage. If the overvoltage was caused by a circuit maLf • unction or
a component failure causing a loss of the control loop, the circuit will
inhibit the inverter causing all output voltages to go to zero. In the event
that the overvoltage condition is temporary, the circuitry automatically resets
to normal operation.
Startup Regulator
The startup voltage regulator, which powers the control circuitry when the.
output voltages are low, is a linear regulator. The circuit is active: only
h	 th	 ^1	 t rn'n on or when it is in current limitw en a supe y is u	 g
Output Filter'
	 I r
The output waveform is a ROL wave rectified square wave requiring a minimum
of filtering The requirement is easily handled by a single pi-section.
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	9.0	 MEASURED PERFORMANCE
*	 This section presents the measured results obtained using the STP
converter breadboard that was delivered.
	
9.1	 Test Results
Photos of Images Transmitted Through System. Photo 9-1 is of a
1956 Retina target that was transmitted through the STP converter. The
camera and monitor were high resolution monochrome equipments capable
of producing 800 TV lines resolution back to back. Focus of the monitor,
however, was not constant across the field and maximum resolution can
only be obtained at selected portions of the output image. In the case
of photo 9-1, the monitor was focused to give maximum resolution for
the horizontal resolution test widges at the Lower half of the target.
Observe that the horizontal resolution is almost 550 TV tines in
contrast to the specification of 4 140 TV lines. The lack of maise
and the excellent gray scale fidelity are also noteworthy.
Photo 9-2 is a similar image processed through the STP converter
again by combining all three output channels. The image material
consists of artist's concepts of the Space Shuttle which were selected
to give a subjective evaluation of imagy processed by the STP converter.
	
9.2	 Specification Coq?arison
Specifications compared to performance Table 9-1 is a chart comparing
the specification of the STP converter to measured laboratory results
using the breadboard converter. Note that all specifications are met
or exceeded.
	9.3	 Delta Mod-Demod Signal Waveforms
Typical signal waveforms are shown in the following figures 9.1,
9.2. These signals were taken with a standard 10-step gray scale
generator and are intended to show typical information wave forms.
r	
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(A) VIDEO INPUT TO DELTA MOD
	 (B) VIDEO INPUT TO DELTA MOD BLANKING AMP.
(C) VIDEO AT INPUT TO DELTA MOD SUMING AMP.
	 (D) VIDEO AT DIGITAL INTEGRATOR D/A CONV.
FIG. 9-I
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I(A) COMPOSITE SYNC INPUT TO OUTPUT 	 (B) SYNC PLUS VIDEO - OUTPUT OF VIDEO AMP.
VIDEO AMP,
(C) THREE CHANNELS (RGB) SUPERIMPOSED OUTPUTS
	 (D) COMBINED (RGB) OUTPUT FOR DISPLAY ON BLACK
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9.3	 Delta.Mod-Demod Signal Waveforms (Cont'd)
Figure MA shows the input video signal to the delta modem. This
signal is standard NTSC video ( . 75 volts video .250 volts composit sync.)
Figure 9.1 B, C, show the centering of the video about ground reference
and the blanking of the composit sync signals. Figure 9.1 D. is the
reconstructed video at the output of the digital integrator in the delta
mod loop. It should be noted that the polarity of 9.1 (c) and (d) are
reversed. These two wave forms are summered to form the error signal
which is quantized to three (3) bits. The video waveform of Figure 9.1.D
is the exact same signal which appears at the output of the Delta Demod
digital integrator, this wave form represents the reconstructed --i.deo
information.
Figure 9 . 2 are typical wave forms in the digital. demod. Figure
9.2.A,B show composit sync. Figure 9 . 2.0 shows the output of the red,
blue, green channels, with the same gray scale input at the delta mod.
Figure 9.2.D is a combined video signal of the red, blue, green channels
added to ;ether to form one video signal. Note the channel registration
showing the ability of the digital delta mod to preserve linearity of
the gray scale. Also, ^i: :e that the peak to peak noise is much less than
one grey scale step of the 10 step video waveform.
Figure 9 . 3 A, B, C are photos taken from a bl ck and white monitor
using polaroid film. They show the original photo, a picture run back
to back with the camera and monitor, and the picture run thru the complete
Delta mod -memory -Demod system.
s
TABLE 9 -1
SPECIFICATIONS vs. STP CONVERTER PERFORMANCE
a
4:f
Video Input Impedance
Field-To-Field Gain Stability
Luminance Resolution
Channel-To-Channel Gain
Channel-To-Channel Registration
Vertical Resolution
Horizontal Resolution
Signal--To-Noise Ratio
i
I!
I
k
fl
E
{
i1
x ^`
E;
-	
x
-
f
75 Ohms ±W. 75 ohms ± 3%
YX . 0.1%
10 Gray Shades '715 Gray Shades
3.5 my 3.5 my	F.
440 Line Response 440 Line Response
at least 50% of x`60% of 220 Line
220 Line Response Response
330 TV Line of 330 TV Line of
raster height raster height
440 TV Line of >500 Line of
Raster Width Raster Height
Not Less Than
45 dB 48 dB
3
10.0	 RRCOMC MDATTONS AND CONCLUSIONS
The test results obtained with the breadboard STP Converter
together with the subjective quality of the converted image ob-
served on a color monitor are excellent and verify the validity
of the design approach.
The digital approach indeed does not exhibit the classical
pictorial stability problems associated with analog STP converters.
In addition, the noise performance of the 3 Bit Delta Modulator
is excellent and produces no observable noise increase over analog
TV with the camera back to back with the monitor. One surprise
was the excellent horizontal resolution obtained with the design
A/D Converter and horizontal sampling rate. The sampling rate
was selected by assuming a equivalent horizontal "Kell" factor
of 0.7. The resultant assumption should have limited the hori-
zontal resolution to the specified value of 440 TV line. The
observed horizontal resolution however, is much better than this
and is closer to 550 TV lines. This observation provides a basis
for questioning such a conservative value of horizontal "Kell"
factor in the future and also suggests that the quantity of memory
might be reduced for an operational STP Converter and still permit
^btainment of the required resolution.
The principal recommendations resulting from the experience
of the project are to redesign the 3 Bit Delta Modulator using
an all digital approach, and to substitute N MOS RAM or Digital
CCD memories for the F MOS Shift Register memories incorporated
in the present design.
It
^f
r
Both of these recommendations would take advantage of improved
technology components that were not available at the time of the
project design commitment. An all digital Delta Modulator is now
possible using high speed RCL w RAMS or a look up table and would
increase the Delta Modulator timing loop margins as well as elimin-
ating the need for analog alignment. The use of 4096 X l NOS
RAMs memories offer a performance and cost advantage Yahile the
digital CCD memories offer a weight and power advantage. The
principal performance advantage of the N MOS RAMs is more grace-
ful, performance degradation where a typical memory failure
4
10.0	 RECQM ENDATIONS AND CONCLUSIONS (continued)
(a single bit) xmuld cause a limited streak problem in any
one `IV line instead of multiple streaks in the case or a
shut register memory failure.
f
r
